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Abstract
Test data volume and scan power are two major con-
cerns in SoC test. In this paper we present an alternative
run-length coding method through scan chain reconﬁgura-
tion to reduce both test data volume and scan-in power con-
sumption. The proposed method analyzes the compatibility
of the internal scan cells for a given test set and then divides
the scan cells into compatible classes. To extract the com-
patible scan cells we apply a heuristic algorithm by solving
the graph coloring problem; and then a simple greedy algo-
rithm is used to conﬁgure the scan chain for the minimiza-
tion of scan power. Experimental results for the larger IS-
CAS’89 benchmarks show that the proposed approach leads
to highly reduced test data volume with signiﬁcant power
savings during scan test.
1. INTRODUCTION
Nowadays, systems with multiple embedded cores,
called System-on-a-chip (SoC), are becoming more preva-
lent in the industry. As a result, the continuous increase in
chip complexity leads to a large amount of test data, which
should be transferred between the low-speed external testers
and the cores under test (CUT) through limited test chan-
nels. This poses a serious problem on test because of the
cost and the limitations of automated test equipment (ATE).
In addition to excessive test data, scan-based test suffers
from increased test power; during test a much larger per-
centage of the scan cells change values in each clock cycle
than that in normal operation, hence resulting in increased
power dissipation. The consequent test power may exceed
the certain power thresholds and damage the chip. There-
fore test data volume and power consumption become two
major concerns in SoC test.
To reduce test data volume, several techniques have been
proposed from different angles in the literature, such as
LFSR reseeding [1], selective Huffman coding [4], Golomb
coding [5], and FDR coding [6]. There are also some
new commercial tools such as TestKompress from Mentor
Graphics [2] and SmartBIST from IBM/Cadence [3]. Be-
sides, recently some methods have been proposed to reduce
test data volume while considering the power-related prob-
lems such as test resource partitioning technique [9] and
power-constrained static compaction [12].
In this paper, we propose an alternative run-length cod-
ing method for test data compression with minimum scan
transitions, which analyzes the compatibility of the inter-
nal scan cells for a given test set and uses a dictionary to
indicate the run-length of the scan-in data. To extract the
compatible scan cells we apply a heuristic by solving the
graph coloring problem; and then a simple greedy algo-
rithm is used to conﬁgure the scan chain for the minimiza-
tion of scan power. Unlike the other test data compression
schemes, the proposed method explores the characteristics
of the scan organization, thus it can achieves signiﬁcantly
higher compression ratio than previous methods with re-
duced peak and average scan-in power consumption.
The rest of this paper is organized as follows: Section
2 presents the alternative run-length coding method for the
minimization of test data volume and scan-in power. The
hardware implementation of the proposed test scheme is
discussed in Section 3. Finally experimental results and
conclusions are given in Section 4 and 5, respectively.
2. ALTERNATIVE RUN-LENGTH CODING
The approach to be described here is an alterative to run-
length coding, which intends to reduce the volume of test
data needed to be transferred from the ATE to the CUT with
reduced scan-in power consumption. In this section we will
present our coding strategy and illustrate it in detail.
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2.1. Alternative Run-Length Coding Through Scan
Chain Reconﬁguration
Due to the sparseness of speciﬁed bits in test cubes and
the freedom to assign these don’t care bits with arbitrary
values, it is possible that some scan cells are compatible
with others. Therefore we can divide the internal scan cells
into compatible classes.
In deciding how to divide the scan cells into compati-
ble classes, we create a conﬂict graph and solve a coloring
problem for it. First we generate a partial speciﬁed test set.
Here we assume that single scan chain is used. Then the
test set can be expressed as a two dimensional matrix where
each row is a test vector and each column is the value to be
assigned to the corresponding scan cell. Two scan cells (i.e.
two columns in this matrix), are compatible if for every row
their corresponding logic values are same or at least one of
them is a don’t-care (X). It should be noted that the compat-
ibility of these scan cells depends on the test set, i.e. if two
scan cells are incompatible, it is not possible to conclude
they are always incompatible, because it may be possible to
be compatible in a different test set.
Next we use the test set matrix to create a conﬂict graph,
which represents the relations of each pair of the incompat-
ible scan cells. A vertex of the graph represents a scan cell.
An edge between two vertices exists if and only if the two
scan cells corresponding to the vertices are incompatible.
The chromatic number of this conﬂict graph provides the
number of compatibility sets, while the sets of vertices with
the same color correspond to the sets of compatible scan
cells. A dictionary is then built listing the number of com-
patible scan cells with the same color. At last the scan chain
is reordered to packet the compatible scan cells together.
To better illustrate the problem outlined above, an exam-
ple is illustrated in Fig 1. As a result, the heuristic colors the
graph four colors as shown in Fig. 1 (b): s5, s6 and s10 with
color 1, s1, s2, s7 and s9 with color 2, s3 and s4 with color
3, and s8 with color 4. The ﬁnal scan chain conﬁguration
is shown in Fig. 1 (c) with the corresponding scan vectors.
The example shows that the proposed approach reduces the
size of scan-in data for each vector from 10 to 4 bits. When
combined with the dictionary, overall 40 bits are needed to
reproduce the original 80 bits test data. This is 50% saving
in test data volume and the corresponding transfer time.
2.2. Optimization for Scan Power Minimization
In the above procedure, how to order the compatible scan
cell classes to conﬁgure the scan chain does not affect the
compression ratio, while it can be tailored to reduce the scan
power consumption. In this subsection, ﬁrst we make an
analysis on scan power dissipation, and then model the scan
chain conﬁguration problem (SCCP) as the problem of ﬁnd-
Scan-in data
v1: 0 0 1 x
v2: 1 0 0 x
v3: 0 1 0 1
v4: 1 1 0 1
v5: 1 0 1 x
v6: 1 1 x 0
v7: 0 1 1 x
v8: 0 0 0 0
Ordered Test Cubes
     5 6 10 1 2 7 9 3 4 8
v1: 0 0  0  0 0 0 0 1 1 x
v2: 1 1  1  0 0 0 0 0 0 x
v3: 0 0  0  1 1 1 1 0 0 1
v4: 1 1  1  1 1 1 1 0 0 1
v5: 1 1  1  0 0 0 0 1 1 x
v6: 1 1  1  1 1 1 1 x x 0
v7: 0 0  0  1 1 1 1 1 1 x
v8: 0 0  0  0 0 0 0 0 0 0
(c)
Dictionary
L1:       3
L2:       4
L3:       2
L4:       1
Test Cubes
     1 2 3 4 5 6 7 8 9 10
v1: 0 x 1 x x 0 x x x 0
v2: x 0 x 0 x x 0 x 0 1
v3: 1 x 0 x x x x 1 x 0
v4: 1 1 0 x x x x 1 x 1
v5: x 0 x 1 1 x x x x 1
v6: 1 1 x x 1 x x 0 x x
v7: 1 x 1 x 0 x x x 1 x
v8: x 0 0 x x x x 0 x 0
(a) (b)
2
1
9
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5
6
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Figure 1. An example to explain the proposed
alternative run-length coding procedure: (a)
the example test set for the original scan
chain; (b) the conﬂict graph; (c) the test set
after reordering the scan cells with the dictio-
nary and the corresponding scan-in data.
ing an optimal order of compatible scan cell classes, such
that the scan-in power is minimized.
It has been conﬁrmed in a real industrial ASIC that the
transition power in the scan chains is the dominant contrib-
utor to test power [10]. In our work like that in [9][11], we
use the weighted transitions metric (WTM) introduced in
[12] to estimate the power consumption. The WTM met-
ric models the fact that the scan-in power for a given vector
depends not only on the number of transitions in it but also
on their relative positions. We should mention that due to
the uncontrollability of scan out data, in this paper we only
address the scan-in power.
Consider a scan chain of length l and a scan vector
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1  /* construct a conflict graph */
2  For each scan cell
3    if scan cell ci and ck are incompatible
4      add an edge (ci,ck) to the graph;
5
6  /* apply the graph coloring algorithm */
7  Apply the graph coloring algorithm to the conflict graph and
    extract the compatible scan cell classes with the same color;
8
9  /* reconfigure the scan chain */
10 For each scan cells in the same coloring class
11   fill the don't-cares;
12 Build a dictionary listing the numbers of scan cells with the
     same color;
13 Reorder the scan chain;
Figure 2. The proposed coding procedure
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Since in the proposed method, the internal scan cells are
divided into compatible classes, the scan cells in each class
can be assigned to the same value. Assume that the scan
chain is divided into m classes, thus every test vector can be
expressed as 
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From the above equation, we can ﬁnd that in our coding
method, the scan-in power for a given vector depends not
only on the state transitions between each successive com-
patible classes but also on their relative positions. Thus in
our work we use a cost graph to model the SCCP. We begin
by forming a cost graph. Each node represents a scan cell
class. An edge is placed between each pair of the nodes.
The weight attached to the edge is the minimum transitions
for the whole test set if the two corresponding scan cell
classes are placed next to each other.
After the complete graph is given, the SCCP can be ap-
proximately represented as a well-known graph problem,
traveling salesperson’s problem (TSP). In TSP, each node
must be visited once and only once and the total cost must
be minimized. There are optimal algorithms for TSP, such
as the use of integer linear programming. But it is imprac-
tical because of its high complexity in the large problem
domain. Furthermore from above, we can observe that each
compatible class may have different number of scan cells,
so the length of each class should also be considered. There-
Greedy Algorithm for SCCP
1.  begin
2.    select the longest compatible class Cx;
3.    put C1 in the head of the list;
4.    K=K-1;
5.    while(K>0) {
6.        Cy: an unchosen class with the least (Cx, Cy) weight;
7.        append Cy to the list;
8.        Cx=Cy;
9.        K=K-1;
10.   }
11. end;
Figure 3. The proposed greedy for SCCP.
Final Test Cubes
      1 2 7 9 8 3 4 5 6 10
v1: 0 0 0 0 0 1 1 0 0 0
v2: 0 0 0 0 0 0 0 1 1 1
v3: 1 1 1 1 1 0 0 0 0 0
v4: 1 1 1 1 1 0 0 1 1 1
v5: 0 0 0 0 0 1 1 1 1 1
v6: 1 1 1 1 0 0 0 1 1 1
v7: 1 1 1 1 1 1 1 0 0 0
v8: 0 0 0 0 0 0 0 0 0 0
C 2
C 1
C3C4
L=3
L=4
L=1 L=2
1
4
4
Figure 4. The cost graph for the example.
fore we proposed a simple heuristic addressed the scan-in
process to solve this problem.
The heuristic selects and processes one node at a time un-
til all nodes are processed. Unlike other heuristics, the node
being selected ﬁrst 	
 
is the one with the maximal length
(i.e. the corresponding compatible class has the greatest
number of scan cells), which means that the scan cell be-
longed to the longest class are put at the end of the scan
chain (i.e. the corresponding scan data is ﬁrstly scanned
in). By doing so the maximal length will not be counted
in the above Equation, which may result in reduced WTM.
After determining the ﬁrst node, we are going to select the
next node in each iteration of the procedure until all nodes
are ordered. The node to be selected is the one with the
least weight with the previously selected one. If some nodes
have the same weight, the longest is selected. So the pro-
cedure begins with a deﬁned node and keeps tracking the
edges with the least weights until all nodes are traversed.
The greedy algorithm is described in Fig.3, and a step-by-
step ordering process for the previous example is shown in
Fig.4.
The heuristic has a complexity of 
 , or more pre-
cisely, 

 

, because for every jth node the next one is
selected from the remaining (m-j) nodes. The greedy algo-
rithm is a simple and yet effective method. In our experi-
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ments, it can achieve near optimal results.
After conﬁguring the scan chain, we next analyze the
upper bound of  
 
for our method and compare it
with previous works. The maximum value for the  

is obtained for a test pattern that each group has alternating
ones and zeros (i.e. every two successive groups have dif-
ferent values) and thus has the maximal switching activity.
Therefore the upper bound of  
 
( 
 
) in our
method is given by
 
 
 
   
 
 
 


 
 
 


    
In the literature the peak power estimation for Golomb
code [9] and FDR code [11] has been presented as
 
 
 
  

, we then make a comparison to show
the upper bound of 
 
is reduced using our method,
which is proved as follows:
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as long as    

.
We then use the test set in Fig.1 (a) as an example to
show the reduced transitions can be achieved using the pro-
posed method. If the don’t-cares are all mapped to zeros as
that in FDR code [6], there will totally be 103 transitions
in the ﬂip-ﬂops and the maximal WTM is 27 ( 

).
If these don’t-cares are mapped to binary values to mini-
mize the WTM [7] and [9], then DXX. . . XD’,(   )
must be mapped to DDD. . . DD’. This ensures that the un-
avoidable transitions occur late during scan in. For this
method, the total transitions will be 55 and	    
 
 
  . While using our method overall there are
only 41 transitions in the scan chain when scan-in the en-
tire test set and 	      

  . From the
simple example, it can be observed that the weighted tran-
sitions metric is clearly higher if the don’t-cares are always
mapped to zero. While using our method, both the maxi-
mal WTM and the total WTM can be reduced greatly when
compared with the previous methods.
3. HARDWARE IMPLEMENTATION
In this section, we go to describe the decompression ar-
chitecture for the proposed alternative run-length coding
D
Dict.
Table
scan-in
ack
Counter 1
K2log
Counter 2
M2log
bit-in
.
.
.
CUT
index
runs
data
Figure 5. Decompression architecture.
test data compression method. Since in our method the
original test data is compressed into a run-length dictionary
and the input test data, our decoding hardware consists of
a small RAM for the dictionary and a decoder as a con-
trol unit. The decoder consists of a ﬂip-ﬂop, a 	



-bit
counter (counter1),a 	


 -bit counter (counter2) and
a selector, where M is the maximal length of the compati-
ble classes and K is the number of compatible classes (i.e.
the number of entries in the dictionary table). The decoder
can read the data from the dictionary (i.e. the run-length of
the scan data), and then send the scan data to the CUT. It
controls the decoding process in the following way: In the
beginning counter1 is reset to zero (i.e. the address starts
from the beginning of the dictionary). The run-length at the
address selected by counter1 is sent to counter2. While the
scan-in data is read, counter2 is decremented and the scan-
in data is sent to CUT with the enable signal (not shown
in Fig.5), which is used to control the scan clock for the
synchronization between the decoder and the CUT. When
counter2 reaches zero, an ack. signal is sent to the ATE
to require the next scan-in data. With the coming data,
counter1 is incremented to determine the address of the next
run-length. If the address goes to the end of the dictionary,
counter1 will be set to zero, which indicates that the shift-in
of a scan vector has ﬁnished.
The value of Counter1 is used as an address of the dic-
tionary table and the contents at that address is loaded into
counter2 to indicate the run-length of the scan-in data. The
two counters are the core of the decoder, which not only
control the decompression process, but also take charge of
the synchronization among the ATE, the CUT and the de-
coder.
Our decompression logic is simple and ﬂexible to be
reused for different cores in a system. To ﬁt in a SoC test
environment, the RAM and the two counter of our structure
should be designed according to the maximum number of
compatible classes and the longest length of the compati-
ble classes for the embedded cores so that it can reproduce
the test data for all the embedded cores without introducing
signiﬁcant hardware overhead.
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Table 1. Characteristics of benchmark circuits
circuit s13207 s15850 s38417 s38584 s9234
FFs 638 534 1636 1426 211
Vectors 240 101 114 117 122
Xs 93.6% 78.1% 82.4% 91.9% 72.7%
Table 2. Results for the proposed method
original test Alternative Run-length Coding
Circuit data (bits) scan-in dictionary CR
s13207 153120 30960 645 79.4%
s15850 53934 21513 852 58.5%
s38417 186504 37050 2975 78.6%
s38584 166842 18486 1422 88.1%
s9234 25742 10492 430 57.6%
4. EXPERIMENTAL RESULTS
To validate the efﬁciency of the proposed method, ex-
periments were performed on the full-scan version of the
largest ISCAS 89 benchmark circuits. For all the full-scan
circuits, we consider a single scan chain. Table 1 shows the
characteristics of the ﬁve benchmark circuits used in our
experiment. For each circuit, the number of scan cells, the
number of test vectors, and the don’t care bit densities are
listed respectively. In the table the number of scan cells is
the number of sequential elements in the circuit. A com-
mercial ATPG tool is used to generate the test vectors that
provide 100% coverage of detectable faults for each circuit.
The number of test vectors and the percentage of don’t-
cares shown in this table are obtained after the ATPG tool
compaction.
Table 2 shows the compression results for the pro-
posed alternative run-length coding method. The ﬁrst two
columns show the names of the CUT and the bits of the
original test data. Then the volume of scan-in data to be
transferred from the ATE to the CUT is reported with the
required dictionary size. The last column lists the compres-
sion ratio (CR), which is computed as            
  
 
 
 
. In the table, the dictionary size is computed as

 
  , where M is the maximal length of the com-
patible classes and K is the number of compatible classes.
The table clearly shows that signiﬁcant compression, up
to 88.1%, can be achieved when using our alternative run-
length coding method.
To give an idea of how the amount of test data compres-
sion for the proposed alternative run-length coding method
compared with other test schemes also based on run-length
coding, we then present a comparison of the compression
results with the previously published techniques such as
FDR coding [6], extended FDR coding [8] and alternating
run-length coding [9] in Table 3. Since the test data set
is essential to the compression ratio, here we applied each
method of [6][8][9] to the same test set we used in Table 2,
and each method was implemented in C++ so as to provide
a uniform basis for the comparison. As seen from the ta-
ble, compared to these techniques, the proposed approach
leads to more signiﬁcant compression results in all cases.
Consider for example the largest circuit s38584, there is as
much as 29.48% (when compared to FDR coding) increase
in compression.
The second set of experimental results is on the peak and
average scan-in power consumption. As illustrated in Sec-
tion 2, here we use WTM as a metric to estimate the power
consumption. Table 4 compares the average and the max-
imal WTM using different don’t-cares mapping methods.
Let 

and 

represent the peak and average power
consumption for each method. The table clearly shows that
the peak power and average power are signiﬁcantly less if
the proposed alternative run-length coding method is used
for test data compression and decompressed vectors are ap-
plied during scan testing. On average, the peak (average)
power is 88.9% (94.2%) less in this case than for the Mintest
test sets. While when compared with the other two meth-
ods up to 79.7% (78.3%) reduction can be achieved. We
also present the results of power consumption for different
don’t-cares mapping methods over s38417 as a sample rep-
resentative in Fig.6. It also conﬁrms the upper bound of
WTM derived above. The curve for the proposed method is
always below the curve for the other methods. Thus the ex-
perimental results demonstrate that substantial reduction in
test data volume is also accompanied by signiﬁcant power
savings during scan testing. It should be mentioned that al-
though scan-out test power is as important as scan-in power
consumption, due to its uncontrollability, we didn’t address
it in this paper.
Finally it should be mentioned that layout constraints
may restrict the scan chain reconﬁguration as two scan cells
to be placed in neighboring positions may corresponding to
two ﬂip-ﬂops located far away from each other. We are cur-
rently investigating this aspect by incorporating the layout
constraints into the SCCP to achieve power reductions with
no layout violations.
5. CONCLUSIONS
In this paper we have proposed an alternative run-length
coding method based on scan chain reconﬁguration, which
overcomes the limitations of the previous run-length codes.
Based on the experimental results over ISCAS’89 bench-
mark circuits, it has been shown that the proposed test
data compression method outperformed the previously pub-
lished approaches, and up to 88.1% compression ratio and
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Table 3. Comparison of compression results
No. of bits No. of bits Proposed Compression ratio (%)
Circuit in oiginal in Mintest compressed CR FDR coding EFDR coding ARL coding
test set test set bits (%) [6] [8] [9]
s13207 153120 148654 31605 79.36 71.3 72.6 74.19
s15850 53934 50196 22365 58.53 50.7 51.93 53.83
s38417 186504 111248 40025 78.54 51.17 52.28 56.72
s38584 166842 156860 19908 88.1 58.62 59.25 66.18
s9234 25742 22155 10922 57.6 42.21 43.1 47.1
average – – – 69.42 53.02 54.06 57.23
Table 4. Comparison of power consumption
Don’t-cares mapping method
CUT Mintest set All zeros Min WTM Proposed
 
 
 

 
 
 

 
 
 

 
 
 

s13207 135607 122031 58891 16282 34900 8315 15442 5059
s15850 100228 90899 61842 22635 44134 14572 16244 7357
s38417 683765 601840 249544 138474 148602 86616 50538 39829
s38584 572618 535875 185943 71552 104278 39569 37774 17016
s9234 17494 14630 10935 4658 7273 2265 2469 1011
0
50000
100000
150000
200000
250000
300000
1 12 23 34 45 56 67 78 89 100 111
Vectors
W
TM
random fill all 0 minimized WTM proposed upper bound
Figure 6. Power consumption with different
don’t-cares mapping methods over s38417.
93.4% (96.8%) peak (average) scan-in power savings are
achievable. In addition the decompression architecture is
reusable and easier to synchronize with the ATE and with
the CUT.
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